A fully synchronous digital alarm clock implemented in Verilog HDL and taken through a complete RTL-to-GDS implementation flow — simulation, functional verification, logic synthesis, physical design, ...
A synthesizable 64-bit up-counting timer IP with an APB slave interface, written in Verilog-2001. The register set is customized from the CLINT block of a RISC-V SoC and generates a maskable, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results